! "#$ %& ' !"#$( ( (% )* + ,- * * * . /* *-* -0!(10! 2* 2 -34/"*54/"+ 67(!87 ,* *-9*: : *; 6 *. ,* *-- !&(&7&'*+ * ,* *-;<0* (* 0 * ** * <2= 0 +*++ >'&>!8*#* 3 ??3 * - * 7&@8+;87 2 * -2 *,* * ,**7 a7 ?b, (
?67(''*67(!87* 8 & !'&'87 - * * * &*#*(&@ &!a(c'c7*!&7'& a 8c!8c7 c- c-*& .
?4=0"*. * * *+ * * +: ! "#+
0 * *# .+
?4=0"* * - 3 *??3 3 ??3
? ** * a7 ?b, (
!" "
! !
"#$ "
% "$
"
%
"&'
% ( "
) *'
+, -.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 vdd dq0 vddq nc dq1 vssq nc dq2 vddq nc dq3 vssq nc vdd nc we cas ras cs ba0 ba1 a10 a0 a1 a2 a3 vdd vss dq7 vssq nc dq6 vddq nc dq5 vssq nc dq4 vddq nc vss nc dqm clk cke nc a11 a9 a8 a7 a6 a5 a4 vss 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 vdd dq0 vddq dq1 dq2 vssq dq3 dq4 vddq dq5 dq6 vssq dq7 vdd ldqm we cas ras cs ba0 ba1 a10 a0 a1 a2 a3 vdd vss dq15 vssq dq14 dq13 vddq dq12 dq11 vssq dq10 dq9 vddq dq8 vss nc dqm clk cke nc a11 a9 a8 a7 a6 a5 a4 vss
/
clk cke clock generator cs ras mode register column address buffer & burst counter cas we command decoder control logic address row address buffer & refresh counter bank b bank a sense amplifier column decoder & latch circuit row decoder data control circuit dq dqm latch circuit input & output buffer bank c bank d
0
"#$ '
"$
'
!"
#$%$ #
$&"
'()$)$( * + %, -#
$&"
'* .%, -/ +! ' (
*
+* +
0&0
!%
000 . ! 1
/0.0 !
00
! ' 00 * . +
00 ! %2&%33 ' % # . %, -
00
0%4,
#$%$ $%"5 $ ,
00
& 00 //
& !, .
/%2&%33!,
0
/%2&%6* (78(6622+5%2&%9* (78(3:722+ ;%2 ;%3 ' ; % ;%2;%3 .
%, - $%" $ , #$%$
00! "< 4"< "< ' % # . %, -
00* . %2&%32+
0%4,
#$%$ $%"5 $ ,
0&0*
0%2&%9.%32 %4,
#$%$ +
00 //
! , -.' " 5
"! - -
' # .(/ 00 //
/! - -
' # .(/ /!
,
- (/- *.
- + 12, 3024 - (/-
*.
- + 12, 3024
5 *.
- + 12, 32,
.
5 *.
- + 12 32,
(
, ) ''' 6 , =8>?+ * 7
.' 57) 38 9" 7
57) 14, 3, 9"
7 : 389"
& ' ;
5 /2 /2/ /24
5 ! /2 /2/ /24 ! <'5&#=
56
; 2 > 32/ # #=
56
; 2/ > 32?
67 :+89" : :/2/@2/ : :
& ' ; "
@
2, /2? a "
2, /2, a "-. -."%' % 02 42, a
4
67 :+89" : :/2/@2/ : :
& ' ; .' 5" .
% :/ 860 ??; > 8, ) # 5&: 860 40; > 8 ) : 6)' 2; ?60 ??; > ?, ) : 6)' 2; ?60 40; > ? ) %&5 " "$
b 6 ; :, 8 > ) 6 ; ? > ) "$
b 6 ; "#$ b 6 ;8 >) ? > ) c %&5 " " d 2 :, 8 > ) 6 c ; "$
d 6 ;?>) c " d 2 "$
b 6 ;8 >,) "$
d 6 ; %! ? > , ) / %'= " "$
b 6 ; : 8 > 8 ) 6 ; ? > 8 ) / "$
b 6 ; "#$ b 6 ;8>,) ? > , ) /c %'= " " d 2 :, 8 > / ) 6 c ; "$
d 6 ;?>/) /c " d 2 "$
b 6 ;8 >,) "$
d 6 ; %! ? > , ) .' 5" %;
% :/ 860 ??; > e ) 6 ; # 5&: 860 40; > 8 ) : 6 ; ?60 ??; > ) ?60 40; > ? ) ( &" : 6 ; 8 > / ) : 6 ; ? > )
( &" "$
b2 8 > ) ? > ) 8# > 2, ) ?# > 2, ) # 5" b b 6 ;1,,f * + # =2-
.# 5" .''
" b 6 ;
<'5&#=
.
5
:1) 20 >
# #=
.
5
:3) > 20 !
"
#$ # % & '("'))$$* '("'+($$ ( ,- - & '("'))$$,* '("'+($$,
8
67 :+89" : :/2/@2/ : :
& ' ; % *- 5- + 8!252!6 - 0
5
0
3!7 - 0 3
>2 a ? v ddq v ddq v out device under test 50pf z = 50
?
67 :+89" : :/2/@2/ : :
& ' ; !" !# / "#$" %
7') # % :/ 82, > > # % : > > / / # % :/ > ,20 > 4 # % : > 4 > 4 . 2, > / > .. 2, > 2, > 0 2, > > 0 2? > > %0 2, > > % 0 2? > > 000 2, > > 00 0 2? > > "0 2, > > " 0 2? > >
/
0 # % :/ 28 > / >
# % : / > / > .&b > > &b 28 ,20 / 4 $
/
0 482, > 8 > $
0 0, , / > > $ .
0 > > $ .
/ , > > "
, > > , 0 !
/
> > # . .10 82, > > (10 82, > > ( &7') > 40 > 40 ) .
/ *"0$1 !
e ! ! "# $ %!" self refresh mrs mode register set idle auto refresh ref act cke cke b s t power down active power down row active read cke cke read read suspend cke cke read a reada suspend read with auto precharge cke cke write (write recovery) write write suspend write a write a suspend cke cke write with auto precharge power on precharge precharge p r e ( p r e c h a r g e t e r m i n a t i o n ) p r e ( p r e c h a r g e t e r m i n a t i o n ) r e a d w i t h w r i t e w i t h a u t o p r e d h a r g e a u t o p r e c h a r g e read b s t write r e a d w i t h a u t o p r e c h a r g e ( w r i t e r e c o v e r y ) w r i t e w i t h a u t o p r e c h a r g e write read (write recovery) pre cke c k e automatic sequence manual input note: after the auto refresh operation, precharge operation is performed automatically and enter the idle state s e l f e n t r y s e l f e x i t write recov e ry
$% &'' !' (& &') &*!&) "( "
, & ,- 3 & 2
,- 4 5 ! 6 & 6 4 & $% !' +
c *'-.
< g # $ -.'
< g < $% !' & >
0 / %
<#gggg g >
%/ # #gggg g >
0 1
#a ;$
00 <<###< g
#a (/ <####< g > (1 ( #<#<<< g #< # . ./ <#gggg g > # . .1 # . . #
, &
# c. -(
5
#<#< ;% % %32 *(7-*(7
5
#<## ;% % %32 "7 ( %'= # # < < ;$ $% (
-## c. # # < # ;% %32 (
a-
#a ( &
( & ### # c. < g g g g c. 7 c. # < < < g (
-(
; "0%# #<#< ;% % %32 *(7-*(7 ;. "0%# #<## ;% % %32 "7
5
##<< ;$ $% (
-## %&5
##<# ;% %32 (
a-
#a
5
# # # < g (
5
####
& (
# &d$ .
#<< #<<#g (
-(
,0 . "0%# #<#< ;% % %32 *(7-*(7 ,0 . "0%# #<## ;% % %32 "7
5
##<< ;$ $% (
-## ,0
##<# ;% %32 (
a-
#a
5
# # # < c (
5
####
& *'
# &d.
#<< #<<#g (
-(
,0 "0%# #<#< ;% % %32 *(7-*(7 ,0 .. "0%# #<## ;% % %32 "7
5
##<< ;$ $% (
-## ,0
##<# ;% %32 (
a-
#a
5
# # # < g (
5
####
& (*'&
# &d#
#<<-(
5
#<#< ;% % %32 *(7-*(7
5
#<## ;% % %32 "7
5
##<< ;$ $% (
-##
5
##<# ;% %32 (
a-
#a
5
# # # < g (
5
####
&
, & .
# &d.
.
c. &d.
.
#<<< c 7
5
# < < # c (
-(
5
#<#< ;% % %32 *(7-*(7
5
#<## ;% % %32 "7
5
##<< ;$ $% (
-##
5
##<# ;% %32 (
a-
#a
5
# # # < g (
5
####
& #
# ' &d -(
5
#<#< ;% % %32 *(7-*(7
5
#<## ;% % %32 "7
5
##<< ;$ $% (
-## ' &d ##<# ;% %32 (
a-
#a
5
# # # < g (
5
####
& $ .
# ' &d .
#<< #<<#g (
-(
5
#<#< ;% % %32 *(7-*(7
5
#<## ;% % %32 "7
5
##<< ;$ $% (
-##
5
##<# ;% %32 (
a-
#a
5
# # # < c (
5
####
&
# ' &d .
c. ' &d .
#<< #<<#g (
-(
( "0%# #<#< ;% % %32 *(7-*(7 '.. "0%# #<## ;% % %32 "7
5
##<< ;$ $% (
-##
5
##<# ;% %32 (
a-
#a
5
# # # < g (
5
####
&
/
, &
# ' &d
c. ' &d
#<<< c . 7 ' &d
#<<# c
(
-(
5
#<#< ;% % %32 *(7-*(7
5
#<## ;% % %32 "7
5
##<< ;$ $% (
-##
5
##<# ;% %32 (
a-
#a
5
# # # < c (
5
####
& %
# ' -*(7
5
# < # g c "7-(
-##
5
# # < g g (
a-
#a-(
5
# # # g c
# ' &d8
#<<-*(7
5
# < # g g "7-(
-##-
5
# # g g g (
a-
#a-(
7 - 2
!
. "
. / 7 ,- !/
- 8- - 7 - #
. 9 :
. ; . ;!/
. (
. / 7 ,- !/
- '
7 - 1
+
< ) / / * - = > .
-
5 $
./
. 0 .
0
$% , !' &
( &6 2(2; '-% " *&3+. 1(!$!
1
/
<#
1
/
<# # < < gg
5
< # # < # g g
5
< # # # g g g 1
1
/
#
##ggggg 622; '-% " *&3+. 1#!"! c ,#!"!&d # $
00, << # < g g> $
00, << # # < g> ( & < < # # # < g $
00, <<####
& $
00, <# $
00, <# # < g g> $
00, <# # # < g>
( & <####
1
/
<#ggggg 1
1
/
#
##ggggg 2 & 2
/ , & - / 3 & 2
- 4 5 ! " 7 ,- 2
- 0 ,7
3 # 8- - '
. (
? 1
,
## ' ' 5 )
' &
' 5 h %' % = ( ))5 )
%' ' 52 2
%
% 2) )' ' "$
&'5&c&'5& c.% '' &' 2 2 ' '
%
% c.' % '' )' ')) 2 /2 %&5% ))
26(
(
; 02
% )'
6 (;'? ) &% )) 2 ,2 ) 5'% )) ' ''
'i& ) 5'2 &h %& ('' '
)
' 2 !%!"" %( % ! 7&) 5'' 5)) &) 5' % )) ' 5 '/& 5& ' 27&5'' '
'' 5)) &='%
2 7&) 5'& '
j .' k/& 5&8 "
% k4& 5&0 * k/
5&k& 5& a
' 5) 5' 5))' 5 % )) %
%
% % %
&=
2 ) "
% '&) %''%
) ' 52
&='%& ) %
% )
& '
='
2 7&=
')' & h % &%
% &5 &='%27&=
% 5)) /2 ! %( # 5&'& ) & '
' ' '% %
2 '% )
& '
% )&'5&') %2 7&
5&' 5))
0?
52 *!) +! , - 7& %' '& ' &'%&& '
27& ' 5))
'& l h '
m l
=m27&)& %& '
& "n' & )2
4
00 00 1 13 12 11 10 98 5 4 3 21 0 jedec standard test set x x 1 0 0 11 10 9 8 76 5 4 32 1 0 burst read and single write (for write through cache) ltmode wt bl 000 00 11 10 9 8 76 5 4 3 2 1 0 burst read and burst write x = don?t care ltmode wt bl burst length bits2 - 0 wt = 1 wt = 0 000 001 010 011 100 101 110 111 1 2 4 8 r r r fullpage 1 2 4 8 r r r r wrap type 0 1 sequential interleave latency bits 6-4 cas iatency 000 001 010 011 100 101 110 111 r r 2 3 r r r r mode remark r : reserved 7 6 0 0 12 13 x x 13 12 0 0
8 ! %( , ( -. ' 5 h '
' 5
=' 5 h % 6%
) ' ; h %6%')
; 6%')
; ( -
' 5 h '
' 5
=' 5 h % 6%
) ' ; h %6%')
; 6%')
; / / / / / / / / ( -%/ ' 5 h '
' 5
=' 5 h % 6%
) ' ; h %6%')
; 6%')
; /0,48 /0,48 /0,48 /,084 /0,48 /480, /0,48 /84,0 0,48/ 0,48/ ,48/0 ,084/ 48/0, 480,/ 8/0,4 84,0/ a
5 ' o ' & =
h '
' 5 '&&
5& ' 5 ,6 ?o?; ,46 0o4;2
?
! $ ./ # ! (!% a12 a13 result 0 0 select bank a ? activate ? command 0 1 select bank b ? activate ? command 1 0 select bank c ? activate ? command 1 1 select bank d ? activate ? command 0 disables auto-precharge (end of burst) 1 enables auto - precharge (end of burst) (activate command) a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 a10 a12 a13 result 0 0 0 precharge bank a 0 0 1 precharge bank b 0 1 0 precharge bank c 0 1 1 precharge bank d 1 x x precharge all banks a12 a13 result 0 0 enables read/write commands for bank a 0 1 enables read/write commands for bank b 1 0 enables read/write commands for bank c 1 1 enables read/write commands for bank d row (precharge command) a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 row (cas strobes) a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 co1. x: don't care
e ! (!% 7&%&5% )) % ') 6)' 2;'' '2 &%&5% )) '&%&5 ' ' ) & %& ( &'
6)' 2;'' '27&)('&')h' )&%&52 7&
'')' 5' % %
&%&5% )) % '&
' 5 ' & '
2 prechargee burst lengh=4 clk command cas latency = 2 dq command cas latency = 3 dq (t ras is satisfied) hi - z q0 q3 q2 q1 pre q0 q3 q2 q1 read read t0 t1 t2 t3 t4 t5 t6 t7 pre hi - z '
&)) %
% %
& %& ) ) ' '27& 6)' 2; %' '%' ' &
'')&%&5% )) % 27&)' ')) ) %
% % %
%
'='' 5 6)' 2; '&&%
% % %
')2 )) &%&5% )) %
'= & %%
% &' '%&
' =
'2 &
' 5
)' ) %
% & %j
) ') & %2 &
0 3 66)' 2; /3 66)' 2;
! (!% ' 5 '% )) % %
%
&& %&5'
%2 '&'5&' & ' % )) 6( '& %&5% )) *' '& %&5% )) ; %&5'
% 5' )'%
2 & '% %
6)' 2;) ' ' ' 5& o%'=% )) & ' 5%&52 *& ' 5 %&5' &% %
' 5 & &%&5'') %& o%'= % )) & ' 5%&5% o% '
&%&5% %
2. % %&5& %'=% )) & % & ' '2 ( *'% )) '& %&5% )' ' &)' ' 2< =( *'% )) '& %&5% ' &) % )) & ' ' '% )
27& &) (*'%&5 % )) ' &' '' 5 '% %
'& %&52&
&&='% '
& %&5% ) ) ' &='%' 5))
5 '% %
2 7&')' 5 & & %&5% %
5' & && % 5))' &) 5 ' &&&% %
' '2 0 ( ! (!% ' 5(
% %
& %&5 5' %
%
'6"#:; %
%
'6"#:/;& &
2 0 ( burst lengh = 4 clk command cas latency = 2 dq command cas latency = 3 dq remark reada means read with auto precharge hi - z auto precharge starts qb0 qb3 qb2 qb1 reada b reada b t0 t1 t2 t3 t4 t5 t6 t7 auto precharge starts hi - z t8 qb0 qb3 qb2 qb1 no new command to bank b no new command to bank b
*! 0 ( ! (!% ' 5 '% %
& %&5&')' 5&'h
&=
6)' 2; &
' &='%2 )) & %&5% %
5'
'= %%
% &' '%&
'=
'2 &
)' ) %
% & %j
) %
% & %2 &
0 3 66)' 2; /3 66)' 2; *
0 ( burst lengh = 4 clk command cas latency = 2 dq command cas latency = 3 dq remark writa means write with auto precharge hi - z db0 db3 db2 db1 writa b writa b t0 t1 t 2 t3 t4 t5 t6 t7 hi - z_ t8 t dpl t dpl db0 db3 db2 db1 auto precharge starts auto precharge starts
1*! 0 ""
!2# 1 ' 5% %
& % )) '' '
%'= &"
% = ' &=' ' & % )
2(
'
' &(
2
%&% )) % ' = %
% '& '%' 2 0 0 1 ' 5 '% %
& *'% )) '&=' '
)' & '
5' '& '% )) 2*(7
'
' &*(7
2
%& '% )) % ' = %
% '& '%' 2 ""
!2# burst lengh=4, cas latency=2 clk command dq qa0 qb2 qb1 qb0 read a t0 t1 t2 t3 t4 t5 t6 t7 hi-z_ t8 1 cycle qb3 read b burst lengh=4, cas latency=2 clk command dq qa0 qb2 qb1 qb0 write a t0 t1 t2 t3 t4 t5 t6 t7 hi-z_ t8 1 cycle qb3 write b *
*
""
!2#
/ *! ""
!2# 7& '% )) % )) ' =
'
)' ')) % %
2.
& ' &% )) '
' 27& ) <'p
% %
' & '
2 *
""
!2# burst lengh=4 clk command cas latency=2 dq command cas latency=3 dq qb0 qb3 qb2 qb1 write a write a t0 t1 t2 t3 t4 t5 t6 t7 t8 qb0 qb3 qb2 qb1 1 cycle read b da0 read b da0 hi-z hi-z *! ""
!2# ' 5% %
(
% ' *(7
2 ) ' <'5&
/%
% ' & '% )) 27&''%' = '%
'%27& ) <'p' 5 *'2
0
*
""
!2# cas latency=2 clk command dqm dq hi-z d0 d3 d2 d1 read t0 t1 t2 t3 t4 t5 t6 t7 t8 1 cycle write burst length=8, cas latency=2 clk command dqm dq q0 read t0 t1 t2 t3 t4 t5 t6 t7 t8 write t9 necessary q2 q1 d0 d2 d1 hi-z is example: burst length=4, cas latency=3 clk command dqm dq read t0 t1 t2 t3 t4 t5 t6 t7 t8 write necessary d0 d2 d1 hi-z is q2
, !" 7& )& )' ' && ' 5 '% )) 2. '& % )) & &'&%&5% )) 2 "" ' 5 & & % )) ''& )' & 5 &'5&') % &"
% )& % )) 2 ' 5 ' & & % )) ''& ')' 5 <' p&)%
% '&& % )) 2 ! !" burst lengh=x, cas intency=2,3 clk command cas latency=2 dq cas latency=3 dq q0 q2 q1 read t0 t1 t2 t3 t4 t5 t6 t7 bst hi-z q0 q2 q1 hi-z 2 7k % )) 2 7k% )) burst lengh=x, cas latency=2,3 clk command cas latency=2,3 dq q0 q2 q1 write t0 t1 t2 t3 t4 t5 t6 t7 bst hi-z_ q0
4
) # ' 5(
% %
& ' ')' %&5% )) 2 *& &%&5% )) ''& ' ')' %&52 7&) % %'=5' ( )&%&5% )) 2 *& "
% '& '
)' =
' '
%
% &%&5% )) 2 *& "
% '/& '
)' =
' '
%
% &%&5% )) 2 ! (!% !" ) # burst lengh= x clk command cas latency=2 dq hi-z read t0 t1 t2 t3 t4 t5 t6 t7 t8 pre act dq read pre act t rp cas latency=3 q0 q3 q2 q1 hi-z q0 q3 q2 q1 command t rp
8 ! (!% !" *
) # ' 5*(7
% %
& ' ' ')' %&5% )) 2 *& &%&5% )) ''& ' ' ')' %&52 7&) % %'=5' )&%&5% )) 27&) &'5& ) ' =
'' 2 ' 5*(7
% %
& ' ' ' &%&5% )) '
% %
2< =' =
' ) ' &)%
% &%&5% )) 27 = &' )& ' 5) &'5& &)%
% &%&5% )) 27&' '
) &' =
'2
*
) # burst lengh = x clk command cas latency = 2 dqm hi - z write t0 t1 t2 t3 t4 t5 t6 t7 t8 t rp pre act dq write pre act t rp cas latency = 3 hi - z d0 d3 d2 d1 d0 d3 d2 d1 dqm d4 d4 command dq
?
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t 10 clk cke cs ras cas we bs0,1 a10 add dqm dq command mode register set command all banks precharge command t rp t rsc hi-z address key % !
e !" ! $!*! " %+3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 t ch t cl t cks t cms t cmh t as t ah begin auto precharge bank a begin auto precharge bank b t ckh t ck2 clk cke cs ras cas we *bs0 a10 add dqm dq t rcd t rrd t rc t dal qaa0 qaa1 qaa2 qaa3 qba0 qba1 qba2 qba3 qab0 qab1 qab2 qab3 activate command bank a write with auto precharge command bank a activate command bank b write with auto precharge command bank b activate command bank a write without auto precharge command bank a t ds t dh t dpl rp t precharge command bank a activate command bank a burst length=4, cas latency=2 activate command bank b
/
!" ! $!*! " %+4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 t23 t ch t cl t cks t cms t cmh t as t ah begin auto precharge bank a begin auto precharge bank b t ckh t ck3 clk cke cs ras cas we a10 add dqm dq t rcd t rrd rc t dal qaa0 qaa1 qaa2 qaa3 qba0 qba1 qba2 qba3 qab0 qab1 qab2 qab3 activate command bank a write with auto precharge command bank a activate command bank b write with auto precharge command bank b activate command bank a write without auto precharge command bank a t ds t dh t dpl rp t precharge command bank a activate command bank a burst length=4, cas latency=3,4 *bs0
/ !" ! $! " %+3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 clk cke cs ras cas we a10 add dqm dq burst length=2, cas latency=2 t ch t cl t ck2 begin auto precharge bank b t ckh t cks t cms t cmh t ah t as t rrd t ras t rc t rcd t ac2 t lz t oh t ac2 t oh t hz t rp t hz hi-z activate command bank a read command bank a activate command bank b read with auto precharge bank b precharge command bank a activate command bank a qaa0 qaa1 qba0 qba1 command *bs0
/
!" ! $! " %+4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 clk cke cs ras cas we a10 add dqm dq burst length=2, cas latency=3 t lz t hz hi-z activate command bank a read command bank a activate command bank b read with auto precharge bank b precharge command bank a activate command bank a t ch t cl t cks t ck3 t cms t cmh t ah t as t rrd t ras t rc t rp t rcd t ac3 t oh t ac3 qaa0 qaa1 qba0 qba1 t oh t hz command t ckh begin auto precharge bank b *bs0
// 0 ! , $! (+ - t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq high level is required minimum of 8 refresh cycles are required t rsc t rp high level is necessary t rc address key inputs be stable for 200us precharge all banks must command 1st auto command refresh 2nd auto refresh command mode set command command register hi-z bs0, 1
/0
# . ! %! + % -+3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t hz activate bank a command read bank a command clock 2 cycles hi-z qaa0 qaa1 qaa2 qaa3 raa caa raa t ck2 clock suspended 1 cycle suspended clock 3 cycles suspended burst length=4, cas latency=2 *bs0
/, # . ! %! + % -+4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t hz activate bank a command read bank a command clock 2 cycles hi-z qaa0 qaa1 qaa2 qaa3 raa raa t ck3 clock suspended 1 cycles suspended clock 3 cycles suspended burst length=4, cas latency=3 caa *bs0
/4
# . ! %! *! + % -+3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq activate bank a command write bank a command clock 2 cycles hi-z raa caa raa t ck2 clock suspended 1 cycle suspended clock 3 cycles suspended burst length=4, cas latency=2 daa0 daa1 daa2 daa3 *bs0
/8 # . ! %! *! + % -+4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq raa raa t ck3 burst length=4, cas latency=3 caa activate bank a command write bank a command clock 2 cycles hi-z clock suspended 1 cycle suspended clock 3 cycles suspended daa0 daa1 daa2 daa3 *bs0
/?
0 !0 # . . :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq raa raa t ck2 burst length=4, cas latency=2 activate bank a command power down mode entry power down bank a hi-z active standby read clock mask caa t cks t ckh valid t cks raa qaa0 qaa1 qaa2 mode exit command start clock mask end precharge command power down mode entry precharge standby power mode down exit command *bs0 qaa3
/e $! (+ - :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=4, cas latency=2 precharge all banks command cbr refresh hi-z cbr refresh command activate command read raa caa raa q0 q1 q2 q3 command command t rp t rc t rc *bs0, 1
0
#$ $! (+ !) 5 - :m#m ":
"
% % "$
:# 2 %
% ' ') -
0%
% % %
"$
:<'5& t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t srx all banks self refresh hi-z self refresh exit self refresh entry exit t rc t cks t srx t cks t rc must be idle self refresh entry activate command clk can be stopped ** *bs0
0 " #" + % * (" .-+3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=4, cas latency=2 precharge bank a command read hi-z activate read raa qad0 command command raa caa raa cab cac rad rad cad qaa0 qaa1 qaa2 qaa3 qab0 qab1 qac0 qac1 qac2 qac3 qad1 qad2 qad3 bank a read command bank a read command bank a precharge command bank a bank a command bank a *bs0
0
" #" + % * (" .-+4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck3 burst length=4, cas latency=3 activate bank a command read hi-z activate read command command raa caa cab cac rad cad qac2 qac3 qaa0 qaa1 qaa2 qaa3 qab0 qab1 qac0 qac1 bank a read command bank a precharge command bank a bank a command bank a rad read command bank a raa *bs0
0/ " #" *! + % * (" .-+3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=4, cas latency=2 activate bank b command write hi-z activate write command command ra ca ra cb cc rd cd dc2 dc3 da1 da2 da3 db0 db1 dc0 dc1 bank b write command bank b precharge command bank b bank b command bank b write command bank b rd dd2 dd3 dd0 dd1 da0 *bs0
00
" #" *! + % * (" .-+3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck burst length=4, cas latency=3 activate bank b command write hi-z activate command ra ca ra cb cc cd rd bank b write command bank b precharge command bank b command bank b write command bank b rd write command bank b dc2 dc3 da1 da2 da3 db0 db1 dc0 dc1 da0 dd0 dd1 *bs0
0, "0 +
!# 2 % . -+3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=8, cas latency=2 activate bank b command read hi-z command qaa0 qaa1 qba1 qba2 qba3 qba4 qba5 qba6 qba7 bank b activate command bank a active command bank b read command bank a qbb1 qbb0 qba0 read command bank b qaa3 qaa4 qaa5 qaa6 qaa7 qaa2 precharge command bank b t rcd t ac2 t rp high *bs0
04
"0 +
!# 2 % . -+4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck3 burs tlength=8, cas latency=3 activate bank b command read hi-z command qaa0 qaa1 qba1 qba2 qba3 qba4 qba5 qba6 qba7 bank b activate command bank a precharge command bank b qbb0 qba0 read command bank b qaa3 qaa4 qaa5 qaa6 qaa7 qaa2 read command bank a t rcd t ac3 t rp high activate bank b command precharge command bank a *bs0
08 "0*! +
!# 2 % . -+3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=8, cas latency=2 activate bank a command write hi-z command qba0 qba1 qaa1 qaa2 qaa3 qaa4 qaa5 qaa6 qaa7 bank a activate command bank b active command bank a write command bank b qab3 qab2 qaa0 write command bank a qba3 qba4 qba5 qba6 qba7 qba2 precharge command bank a t rcd t rp high t dpl qab0 qab1 qab4 precharge command bank b *bs0
0?
"0*! +
!# 2 % . -+4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck burst length=8, cas latency=3 activate bank a command write hi-z command qaa7 qba0 qaa0 qaa1 qaa2 qaa3 qaa4 qaa5 qaa6 bank a activate command bank b qab2 qab1 activate command bank a qba2 qba3 qba4 qba5 qba6 qba1 write command bank b rba t rp high t dpl t dpl qbb7 qab0 qab3 write command bank a precharge command bank a precharge command bank b *bs0
0e *! ) # +3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=4, cas latency=2 activate bank a command write hi-z command dab3 qac0 qaa0 qaa1 qaa2 qaa3 dab0 dab1 bank a write command bank a read command bank a qac3 qac1 the read data the write data is masked with a zero clock raa raa cab cac caa latency is masked with two clocks latency *bs0
,
*! ) # +4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck3 burst length=4, cas latency=3 activate bank a command read hi-z command dab3 qac0 qaa0 qaa1 qaa2 qaa3 dab0 dab1 bank a write command bank a qac3 qac1 the read data the write data is masked with a zero clock raa latency is masked with two clock latency raa cab caa cac read command bank a *bs0
,
!# 2 #" ) # +3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=4, cas latency=2 activate bank a command read hi-z command qbb1 qbd0 qaa0 qaa1 qaa2 qaa3 qba0 qba1 bank a read command bank b qbd2 qbd1 precharge ra ra ra cb ra ca cb cc cb cd qab1 qbc0 qbc1 qbd3 activate command bank b read command bank b qbb0 qab0 read command bank b read command bank a read command bank b precharge command bank a command bank b t rcd t ac2 *bs0
,
!# 2 #" ) # +4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck3 burst length=4, cas latency=3 activate bank a command hi-z qbb1 qab2 qaa0 qaa1 qaa2 qaa3 qba0 qba1 qab3 precharge ra ra ra ca ra ca cb cc cb qab1 qbc0 qbc1 read command bank a read command bank b qbb0 qab0 read command bank b read command bank b read command bank a precharge command bank b command bank a t rrd activate command bank b t rcd t ac3 *bs0
,/
!# 2 #" *! ) # +3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=4, cas latency=2 activate bank a command hi-z dbb1 dbd0 daa0 daa1 daa2 daa3 dba0 dba1 dbd1 precharge ra ra ra ca ra ca cb cc cb dab1 dbc0 dbc1 write command bank a write command bank b dbb0 dab0 command write command bank b write command bank a precharge command bank a command bank b t rrd activate command bank b t rcd t rp cb dbd2 dbd3 write bank b t dpl write command bank b *bs0
,0
!# 2 #" *! ) # +4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck3 burst length=4, cas latency=3 activate bank a command hi-z qbb1 qbd0 qaa0 qaa1 qaa2 qaa3 qba0 qba1 qbd1 precharge ra ra ra ca ra ca cb cc cb qab1 qbc0 qbc1 write command bank a write command bank b qbb0 qab0 write command bank b write command bank b write command bank a write command bank b command bank a t rrd activate command bank b t rcd cd t dpl t rp qbd2 qbd3 t dpl precharge command bank b *bs0
,, ! (!% $ ! ! +3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=4, cas latency=2 activate bank a command hi-z qba3 qbb0 qaa0 qaa1 qaa2 qaa3 qba0 qba1 qbb1 read with ra ra ca ra ca cb rb cb qab3 qab0 qab1 activate command bank b qba2 qab2 read with command bank a activate command bank b read with command bank b activate command bank a command bank a read with auto precharge bank b rc qbb2 qbb3 rb rc ra cc qac0 qac2 read bank a command command qac1 auto precharge auto precharge auto precharge start auto precharge bank b start auto precharge bank a start auto precharge bank b high *bs0
,4
! (!% $ ! ! +4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck3 burst length=4, cas latency=3 activate bank a command hi-z qba3 qaa0 qaa1 qaa2 qaa3 qba0 qba1 ra ra ra qab3 qab0 qab1 read command bank a read with command bank b qba2 qab2 command bank a activate command bank b qbb0 ra ca ca rbb cb auto precharge start auto precharge bank b start auto bank a start auto precharge bank b high rb cb qbb1 qbb2 activate command bank b write with auto precharge auto precharge command bank b read with rb precharge *bs0
,8 ! (!% $ !*! ! +3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=4, cas latency=2 activate bank a command hi-z qba3 qbb0 qaa0 qaa1 qaa2 qaa3 qba0 qba1 qbb1 ra ra ra qab3 qab0 qab1 write command bank a write with command bank b qba2 qab2 write with command bank a activate command bank b write with command bank b activate command bank b qbb2 qbb3 rb ra ca cb ca rb cb auto precharge auto precharge auto precharge start auto precharge bank b start auto precharge bank a start auto precharge bank b high rc rc cc qac0 qac1 qac2 qac3 activate command bank a write with auto precharge bank a start auto precharge bank a *bs0
,?
! (!% $ !*! ! +4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck3 burst length=4, cas latency=3 activate bank a command hi-z qba3 qaa0 qaa1 qaa2 qaa3 qba0 qba1 ra ra ra qab3 qab0 qab1 read command bank a read with command bank b qba2 qab2 command bank a activate command bank b qbb0 ra ca ca rbb cb auto precharge start auto precharge bank b start auto bank a start auto precharge bank b high rb cb qbb1 qbb2 activate command bank b write with auto precharge auto precharge command bank b read with rb precharge qbb3 *bs0
,e ## % ) # +3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=full page, cas latency=2 activate bank a command read hi-z command ra qaa+1 bank a the burst counter wraps burst stop read command bank b qaa full page burst operation does not ra ca rb t rp high activate command bank b ra rb ca qaa+2 qaa-2 qaa-1 qaa qaa+1 qba qba+1 qba+2 qba+3 qba+4 qba+51 qba+6 activate command bank b from the highest order page address back to zero during this time interval terminate when the burst length is satisfied; the burst counter increments and continues bursting beginning with the starting address command precharge command bank b ra *bs0
4
## % ) # +4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck3 burst length=full page, cas latency=3 activate bank a command read hi-z command ra qaa+1 bank a the burst counter wraps burst stop read command bank b qaa full page burst operation ra ca rb high activate command bank b ra rb ca qaa+2 qaa-2 qaa-1 qaa qaa+1 qba0 qba+1 qba+2 qba+3 qba+4 qba+5 activate command bank b from the highest order page address back to zero during this time interval command precharge command bank b does not teminate when the burst length is satisfied; the burst counter increments and continues bursting beginning with the starting address ra *bs0
4 ## % *! ) # +3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=full page, cas latency=2 activate bank a command write hi-z command ra qaa+1 bank a the burst counter wraps burst stop write command bank b qaa full page burst operation ra ca rb t bdl high activate command bank b ra rb ca qaa+2 qaa+3 qaa-1 qaa qaa+1 qba qba+1 qba+2 qba+3 qba+4 qba+5 activate command bank b from the highest order page address back to zero during this time interval command precharge command bank b does not terminate when the burst length is satisfied; the burst counter increments and continues bursting beginning with the starting address qba+6 data is ignored ra *bs0
4
## % *! ) # +4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck3 burst length=full page, cas latency=3 activate bank a command write hi-z command ra daa+1 bank a the burst counter wraps burst stop write command bank b daa full page burst operation ra t bdl high activate command bank b daa+2 daa+3 daa-1 daa daa+1 dba dba+1 dba+2 dba+3 dba+4 dba+5 activate command bank b from the highest order page address back to zero during this time interval command precharge command bank b does not terminate when the burst length is satisfied; the burst counter increments and continues bursting beginning with the starting address ra rb ca ra ca rb data is ignored. *bs0
4/ ! %# *! ! :m#m ":
hi-z t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm t ck2 burst length=4, cas latency=2 raa raa high activate caa cab cad dq command bank a read command bank a single write single write read command bank a dqs are masked cac cae command bank a command bank a single write command bank a dqs are masked *bs0
40
## % " #" :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we bs a10 add dqm dq t ck2 burst length=full page, cas latency=2 activate bank a command activate hi-z command ra qba0 bank b read command bank b qaa0 ra activate command bank b qab0 qab1 qbb0 qbb1 qac0 qac1 qac2 qbc0 qbc1 qbc2 read command bank a precharge cc cc rb ra ra ca ca cb cb rb t rp read command bank b read command bank a read command bank a read command bank b command bank b (precharge termination) (bank d)
4, ## % " #" *! :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=full page, cas latency=2 activate bank a command activate hi-z command ra qba0 bank b write command bank b qaa0 ra activate command bank b qab0 qab1 qbb0 qbb1 qac0 qac1 qac2 qbc0 qbc1 qbc2 write command bank a precharge cc cc rb ra ra ca ca cb cb rb t rp write command bank b write command bank a write command bank a write command bank b command bank b (precharge termination) write data is masked (bank d) *bs0
44
! (!% !" $! +3$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck2 burst length=8, cas latency=2 activate bank a command write hi-z command raa bank a activate command bank a read command bank a rac cab rab rab rac precharge termination of a write burst. write data is masked. precharge command read command bank a precharge command bank a precharge termination high raa cac caa qaa1 qaa0 qaa2 da3 qab0 qab1 qab2 qac0 qac1 qac2 t dpl t rp t rp t rp bank a of a read burst. activate command bank a precharge command bank a *bs0
48 ! (!% !" $! +4$4- :m#m ":
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 t21 t22 clk cke cs ras cas we a10 add dqm dq t ck3 activate bank a command write hi-z command raa bank a activate command bank a cab rab rab rac precharge command read command bank a high raa rac caa daa1 daa0 qab0 qab1 qab2 qab3 t dpl t rp bank a activate command bank a activate command bank a t rcd t rp write data is masked precharge termination of a write burst. precharge termination of a read burst. t ras *bs0 burst length=8, cas latency=3
4?
"" ! # % 67 87 , 3
2 8 0 ??87 0)'
7 . 0 ??#87 0)'
7 . ? 0 ???7 0)'
7 . 0 ??#?7 0)'
7 . 8 0 4087 0)'
7 . 0 40#87 0)'
7 . ? 0 40?7 0)'
7 . 0 40#?7 0)'
7 .
! # " !! % 6/97 :; , 3
2 8 0 ??87 0)'
7 . 0 ??#87 0)'
7 . ? 0 ???7 0)'
7 . 0 ??#?7 0)'
7 . 8 0 4087 0)'
7 . 0 40#87 0)'
7 . ? 0 40?7 0)'
7 . 0 40#?7 0)'
7 .
! " #$%
! """ ##
!#
&"
&
' &(" #)
' (611000< < "<0
|
